













#### Load Modelsim: CAD->Modelsim Learning Outcomes 6 1 (6): You Couple Sounds Add Likey Tank Lyon Window Me → 命旨 合心 法指定 2 () → 新生物 (me) (和) Directions (Mitchanes) (1 () (Mitchane) (1 () (Mitchane) (Mitch • R I Berner Type Path LBory PROCE, TON /, Marche After completing this unit, you should be able to: nots) • T describe the different Sign –off stages in the BROTLANT Memories Model Sim. Welcome to version 10.0a This release uses the following licensing versions: FLEXent V1.0.1; Menter Graphics Licensing MSL v2010, 11 with MGL side, 4.1 and PCLS v2010, 113 digital design process To compile and simulate HDL models in Modelsim Notes v9.2\_4.1 and PLES v.010.115 New Features Contained in this Release: \* Improved GUI performance - Improved st window and objects window To perform different types of digital simulations ed WLF debugging - Multichar performance and LIVE viewing \* Imp \* VHDL Improven of VHDL 2008 and \* Replace all Code Cov Coverage Analysis Pane \* e × Transcript :: // LICENSORS AND IS SUBJECT TO LICENSE TERM Select Jumpstart I use ModelSim nov School of Electronics and Computer Science, University of Southampton, UK School of Electronics and Computer Science, University of Southampton, UK 10 9



ModelSim SE 10.0a	00	
File Edit View Com	emple Sendete Add Library Tools Layout Window Help	
1.2.5.20		
Countrayout (A1100)	clumar 💆 1 0 10 🔟 🛤 🌌	
Viane	Type Path	
a a work	Library C.;Usen;bh9;Documents;Education;C	
toecfalb	UVery SPCDE_TECH_INGENEO	
a) a mthum	Uray 9000_TO(inn	
a dia matana	Lbrary \$PC06_TEO(/jbw-2.1.1	
• K aspa	Unavy BIOCE_TEO/F_Ba_B	
and atthe	Deer Store Tool Long 10	
a A sv.std	Library \$PACOEL_TED+[]rv_std	
A vita/2000	Library \$MODEL_TED+(/vtal2000	
• 1 wee	Likrary \$M006_TEO%_leee	
e a modelsin_lb	Lbrary SNOCE_TECH_Indebian_Bo	
and and developments	Lorary SHOOL_TECH_AND	
a di synopeys	Urary \$1005, TEOL, Annoos	
······································	Likrary \$PADDL_TED-(L-Jverlog	
A Transcript	+45	
# Loading project :	c 360	
# reading Cr\model	<pre>sltech_10.0a/win32//modelsim_ini</pre>	
ModelSera		
2	-	

3

Modellim SE 10.0a				000
File Edit View Cor	nple Smi	late Add Library Tools Layout Window H	elp .	
0.00000	X Po B	12210- <b>A</b> \$*%  Ho	A DE CONSTRUCTION AND A DE CONSTRUCTION	<b>_</b>
Countervoor (A1108	LUNA		×	
Lbrary	100			+ # ×
Olane	Type	Path		
e 🗸 nok	Ubrary	C:/Users/bhil/Documents/Education/C		
noactida	LOCATY	MOOR_TEDYL_MARKED		
A muc_0 (er(ot))	Library	\$100E TEOL Ave		
a di mtOm	Library	\$4008L TEDU / Avm-2.1.1		
Alten A	Library	\$MODEL_TED+(I_das_3b)		
- A no.Pf	Ubrary	\$MODEL_TECH!		
a-A ntilve	Library	\$MODEL_TECH(/uvm-1.0		
al av att	Ubrary	\$MODEL_TEDHI/w_std		
<ul> <li>Nts/2000</li> </ul>	Ubrary	9400EL_TED+(/rts/2000		
at the modelsine life	Library	PACEL_TECH_Asses		
a de ant	Ubrary	MODE TECHLAM		
and and developeraist	Library	\$MODEL TECH/, http://www.merekit		
<ul> <li>В супораув</li> </ul>	Library	\$MODEL_TED+(L./kynopsys		
· A verlog	Library	\$MCOEL_TECH(/verling		
A Transcript :	580		651	± # ×
reading C:\model	sech_10.0	e/win32//modelsim.ini		
Markelline 1				
- AND AND -				-

Jouur	V	mu	0005 3	ityle		us		
ModelSim SE 10.0a							6 6 1	a1)
File Edit View Com	ple Sen	late Add Library	Tools Leyout Window	Help		and the second		
1.6820	Xupa	10-A	BE "B   Help	A OH	X X D B	Se Layout SicDesign	<b>•</b>	
COOP CALIFOR   #11001	100		1 0 10 U A					
Library								x
Viane	Type	Path						
-A work	Lbrary	C:(Users,bh9),Docume	mts/Education/C					
s A fostfulb	Lbrary	\$4008_TEO//for	retudo					
a mc2_lb (empty)	Library	\$MODEL_TEOH//mc	2_10					
a at maker	Library	\$MODEL_TECH//ave						
a a mitoum	Library	\$MODEL_TEOV/love	0.2.1.1					
STAR HERA	LORBY	SHOULL TEOV. BA						
of all and has	Library	BACK TEOULAR						
and av and	Library	\$1006 TEOH AV	and					
*	Library	\$PICOEL TECHI, MA	#2000					
in at less	Lbrary	\$4000L_TEOrd_Jee						
. A modelaim Jb	Lbrary	PHODEL_TEOH Inc	delsin_Ib					
🕣 🎎 std	Lbrary	\$HOOEL_TECH/(Htt						
. std_developersist	Library	\$4006L_TEO+//std	_developerskit					
Shubble	Library	\$400EL_TEOV.Jyr	nopeys.					
To Manual	LOA BUY	bcon"up4-%e	900					
A Transport								x
# Loading project 3	23		. La constante de la constante					-
# reading C:\modelt	ech_10.0	a\win32//models	eim.inl					
ModelSim>								-
			dan Design Loaded >	100	Contexts			-

Step 1 : Create a Project			
■ File -> New -> pr	roject		
	Create Project	1	
	Project Name		
+	testupdownconter		
	Designat Location		
<b>→</b>	C:/digit Browse		
	Default Library Name		
	1		
	Copy Settings From		
	Copy Library Mappings     Reference Library Mappings		
	OK Cancel		
		1	
School of Electronics and Comput	er Science, University of Southamp	on. UK 15	
onioo and oomput		10	

Create the new directory	
Create Project	
The project directory does not exist. OK to create the directory?	
OK Cancel	
/	
School of Electronics and Computer Science, University of Southampton, UK	16



Add the files	
You can reference the files, or you can copy into the directory – this is a good idea if you are going to modify things	
File Name         Howee           H:/vhd/counter4bit/counter4bit.vhd         Browse	
Add file as type     Folder       Idefault     Top Level       Image: Reference from current location     C copy to project directory	
OK_Cancel	R





ModelSim SE100a           File: Edit: View Compile: Simulate: Add Project.           - ☞ ☞ ☞ ☞ ☞ □ X ☜ @ :::::::::::::::::::::::::::::::::	Tools Layout Window Help	今世際國一X+X [	) <u>B</u> % Layout StoDestign	
File Edit View Comple Simulate Add Project	Tools         Layout         Window         Help           1         0         10         1         1         0         1	<b>◇≕殺菌</b>    X•X <u> </u>	) 👸 🎢 Layout Stoberton	-
Columnianout AllColumns  Project-Culightestaptioncounter  Vitage  Statution  CodeModified	■ 1000000000000000000000000000000000000	29 m 14 m 1	C 24 C celore honestar	
Column Ayout  A11Columns  The Project - C: Alightestupdowncounter  Thanse  Drate/Modified	▼ <u>1 0 10 ⊡ m ≫</u>			
There Statutive OrdeModfed				
TANK INTERNET				÷
Library in Project				
A Transcript				**
if attaining to temperature 10-08(W1532//BOGE1	d'am-ama			
A Transmit + reading C:\modeltech 10.0a\win32//model	sim.ini			_















List of com	biled Units
Look for "work" That's your stuff	Statk Simulation       Design     VHOL, Veslog     Libraries     SDF     Others     (1)       Vilkee     Lipe     Path     (1)     (1)       Sign volation     Library     MODEL[TCH/.reds     (1)       Sign volation_Library     Library     MODEL[TCH/.reds       Sign volation_Library     MODEL[TCH/.reds       Cybrinization     Signeration       Signeration     Signeration       Cybrinization     Signeration
School of Electronics and	Computer Science, University of Southampton, UK 29













38

#### Learning Outcomes

After completing this unit, you should be able to:

- T describe the Different Sign –off stages in the digital design process
- To compile and simulate HDL models in Modelsim
- To perform different types of digital simulations

School of Electronics and Computer Science, University of Southampton, UK

# Behavioural Simulations:

**Types of Digital Simulations** 

- It is used to check the functionality of the design before synthesis
- You will need the following files:
- 1. HDL description of your design
- 2. A test bench

37

39

School of Electronics and Computer Science, University of Southampton, UK

### **Types of Digital Simulations**

- Behavioural gate level simulation
- It is a post-synthesis simulation
- You will need :
- 1. HDL description of the synthesized design
- 2. HDL models of all cells in your design (e.g. Verilog models ), and
- 3. A test bench
- How to perform Behavioural gate level simulation

School of Electronics and Computer Science, University of Southampton, UK

Copy all the required files into your simulation directory and follow the same procedure for behavioural simulation.

## **Types of Digital Simulations**

- Behavioural gate level simulation with SDF timing
- It is a post-synthesis simulation
- You will need:
- 1. HDL description of the synthesized design
- 2. SDF(standard delay format) file (which can be obtained for the synthesis tool and from the layout tool)
- HDL models of all cells in your design (e.g. Verilog models ), these models should contain specify blocks in their behavioural view that have delay information
- 4. A test bench

Note: you can generate SDF files in Design Compiler using this command:

write\_sdf filename.sdf

School of Electronics and Computer Science, University of Southampton, UK

40













### **SOC Encounter Lab Instructions**

#### For this lab you will need:

#### For post Synthesis simulation

- 1. A synthesised Verilog net list of the design (this is obtained from the synthesis stage)
- 2. A test bench
- 3. Your timing constraints file "design.sdf" (this is obtained from the synthesis stage)
- 4. HDL models of all cells in technology library

School of Electronics and Computer Science, University of Southamp

### **SOC Encounter Lab Instructions**

#### For this lab you will need:

#### For post Layout simulation

- 1. Post layout netlist (this is obtained from the layout stage)
- 2. A test bench

47

- 3. Your timing constraints file "design.sdf" (this is obtained from the layout stage)
- 4. HDL models of all cells in technology library

School of Electronics and Computer Science, University of Southampton, UK

48

### **Behavioural Simulations**

- 1. Create a working directory called BehaviouralSim.
- 2. Save the qmults HDL file and the test bench in this folder.
- 3. Open the test bench in a text editor and investigate it.
- 4. Set the clock period in the test to 2 ns.
- 5. Create a Modelsim Project.
- 6. Compile all files.
- 7. Run the simulations and verify the design function correctly.
- Does the design simulate correctly if you reduce clock period to 0.5 ns? Why?.
- 9. Save a printout of your simulations.

School of Electronics and Computer Science, University of Southampton, UK 49

#### **Post Synthesis Simulations**

- 1. Create a working directory called PostSynSim.
- 2. Save the qmults HDL file, the test bench, HDL models of the technology library and SDF timing file in this folder.
- 3. Open the test bench in a text editor and set the clock frequency in the test to your maximum achievable frequency (from the synthesis stage).
- 4. Open the SDF file in a text editor and comment out all lines that begin with the word "Removal".
- 5. Create a second Modelsim Project.
- 6. Compile all files.
- 7. Run the simulations and verify the design function correctly.
- Does the design simulate correctly if you reduce clock period to 0.5 ns? Why?
- 9. Save a printout of your simulations.

School of Electronics and Computer Science, University of Southampton, UK 50

### **Post Layout Simulations**

- 1. Create a working directory called PostLaySim
- 2. Save the qmults HDL file, the test bench, HDL models of the technology library and SDF timing file in this folder.
- Open the test bench in a text editor and set the clock frequency in the test to your maximum achievable frequency (from the synthesis stage).
- Open the SDF file in a text editor and comment out all lines that begin with the word "Removal"
- 5. Create a third Modelsim Project
- 6. Compile all files
- 7. Run the simulations and verify the design function correctly.
- Does the design simulate correctly if you reduce clock period to 0.5 ns? Why?

51

9. Save a printout of your simulations

School of Electronics and Computer Science, University of Southampton, UK