


# Cadence SoC Encounter – with AMS c35

### Dr Basel Halak







## **SOC Encounter Lab Instructions**

## For this lab you will need:


- 1. A synthesised Verilog net list of the design (this is obtained from the synthesis stage)
- 2. Your timing constraints file "design.sdc" (this is obtained from the synthesis stage)
- 3. Configuration file (design.conf) this is provided
- 4. MMMC (Multi-Mode Multi-Corner) view definition file (design.view) this is provided

School of Electronics and Computer Science, University of Southampton, UK

5

## **Design Directory Management**

- 1. Inside your design directory create a sub-directory called
- 2. Copy the design files into pnr



School of Electronics and Computer Science, University of Southampton, UK


## Introduction

- The place and Route software within the Cadence software is called "velocity"
- To be able to run this software you need to first set up your directory for the required AMS c35 design files
- In this work, the environment has been setup to run "velocity" properly. So you don't actually need to do anything by yourself


School of Electronics and Computer Science, University of Southampton, UK


## Running encounter


■ Simply type "velocity" at a command prompt and the basic encounter GUI with appear:





School of Electronics and Computer Science, University of Southampton, UK



















# Design Setup Floor Planning Power Planning Power Planning Power Routing Place Timing Optimization Pre-CTS Clock Tree Synthesis Timing Optimization Post-CTS Route Timing Optimization Post-Rout Adding Filler Design Verification Write Out














































# **Timing Optimization**

- You will get a summary of the optimization,
- Figure 1 show is an extract for that report that shows that setup timing constraints are met



School of Electronics and Computer Science, University of Southampton, UK





# **Clock Tree Synthesis**


Set clock tree synthesis mode by typing the following command:


setCTSMode -engine ck

School of Electronics and Computer Science, University of Southampton, UK













- You will get a summary of the optimization,
- Figure 1 show is an extract for that report that shows that setup timing constraints are met


	Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate
	WNS (ns):  TNS (ns):  Violating Paths:  All Paths:	0.000	0.101 0.000 0 193	1.524 0.000 0 227	N/A N/A N/A N/A	N/A   N/A   N/A   N/A	N/A   N/A   N/A   N/A


Figure 1


School of Electronics and Computer Science, University of Southampton, UK



































## Verification of the Design

- Choose Verify Verify Connectivity to open the form and leave the default settings
  - This form allows to detect conditions such as opens, unconnected wires, unconnected pins, loops, partial routing, and unrouted nets.
  - You will get a summary of this verification in the shell window (you should have no violations or fails)

```
******* Start: VERIFY CONNECTIVITY *******
Start Time: Wed Jul 9 17:19:06 2014
Design Name: qmults
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (643.5750, 599.9000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Begin Summary
Found no problems or warnings.
End Summary
End Time: Wed Jul 9 17:19:06 2014
******* End: VERIFY CONNECTIVITY ******
Verification Complete: 0 Viols. 0 Wrngs.
```

School of Electronics and Computer Science, University of Southampton, UK

53


## Verification of the Design


- Choose Verify Verify Geometry to open the form and leave the default settings
  - This form allows to check the physical layout of the design for DRC violations.
  - You will get a summary of this verification in the shell window (you should have no violations or fails)

```
velocity 1> *** Starting Verify Geometry (MEM: 293.1) ***
VERIFY GEOMETRY ... Starting Verification
VERIFY GEOMETRY ... Initializing
VERIFY GEOMETRY ... Deleting Existing Violations
VERIFY GEOMETRY ... Creating Sub-Areas
... bin size: 5600

VERIFY GEOMETRY ... SubArea: 1 of 1
VERIFY GEOMETRY ... Cells ... 0 Viols.
VERIFY GEOMETRY ... SameNet ... 0 Viols.
VERIFY GEOMETRY ... Wiring ... 0 Viols.
VERIFY GEOMETRY ... Wiring ... 0 Viols.
VERIFY GEOMETRY ... Antenna ... 0 Viols.
VERIFY GEOMETRY ... Sub-Area: 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
  Verification Complete: 0 Viols. 0 Wrngs.
```

School of Electronics and Computer Science, University of Southampton, UK





# **Export Structural Verilog and SDF files** ■ For Verilog: select File > Save > Netlist ■ To Export SDF file: 1. Extract RC delay: select Timing > Extract RC to extract RC timings of interconnects 2. Generate SDF file: select **Timing > Write SDF** and click ok Delay Calculation Option SDF Output File: qmults.sdf 1

## **Discussion points**

What are the main advantages of automated place and route as opposed to manual layout

School of Electronics and Computer Science, University of Southampton, UK

- Assuming you have a hard IP core, at which stage of the place and route flow you should integrate it.
- What can you do of the routing fails?
- What should you do if you have timing violations after placement?
- What will you do if the design is too large to be handled by the place and route tool?



School of Electronics and Computer Science, University of Southampton, UK