



Mask Level Design

0.5 μm CMOS inverter




- N-well
- Active Area
- P implant
= NOT{ N implant }
- Polysilicon
- Contact Window
- Metal




Abstraction

Levels of Abstraction



- Mask Level Design
 - Laborious Technology/Process dependent.
 - Design rules may change during a design!
- Transistor Level Design
 - Process independent, Technology dependent.
- Gate Level Design
 - Process/Technology independent.

Abstraction - Stick Diagrams



Stick diagrams give us many of the benefits of abstraction:

- Much easier/faster than full mask specification.
- Process independent (valid for any CMOS process).
- Easy to change.


while avoiding some of the problems:

- Optimized layout may be generated much more easily from a stick diagram than from transistor or gate level designs.¹

¹note that all IC designs must end at the mask level.


Digital CMOS Design

Stick Diagrams



Digital CMOS Design

Stick Diagrams




- *Explore your Design Space.*
 - Implications of crossovers.
 - Number of contacts.
 - Arrangement of devices and connections.

Digital CMOS Design

A logical approach to gate layout.


- *All complementary gates may be designed using a single row of n-transistors above or below a single row of p-transistors, aligned at common gate connections.*



Digital CMOS Design

Euler Path

- For the majority of these gates we can find an arrangement of transistors such that we can butt adjoining transistors.
 - Careful selection of transistor ordering.
 - Careful orientation of transistor source and drain.
- Referred to as *line of diffusion*.



Digital CMOS Design

Finding an Euler Path

Computer Algorithms

- It is relatively easy for a computer to consider all possible arrangements of transistors in search of a suitable Euler path.

This is not so easy for the human designer.




One Human Algorithm

- Find a path which passes through all n-transistors exactly once.
- Express the path in terms of the gate connections.
- Is it possible to follow a similarly labelled path through the p-transistors?
 - Yes – you've succeeded.
 - No – try again (you may like to try a p path first this time).


Digital CMOS Design

Finding an Euler Path

$$Z = \overline{(A \bullet C) + B}$$





Here there are four possible Euler paths.



Digital CMOS Design

Finding an Euler Path

$$Z = \overline{(A+B+C) \cdot (D+E) \cdot F}$$





No possible path through n-transistors!

Digital CMOS Design

Finding an Euler Path



$$Z = \overline{(A+B+C) \bullet (D+E) \bullet F}$$



Digital CMOS Design

Finding an Euler Path

$$Z = \overline{(A + (D \bullet E)) \bullet (B + (F \bullet G)) \bullet (C + (H \bullet I))}$$



No possible path through p-transistors.
No re-arrangement will create a solution!