


# Architecture

---

## Simple architecture



- Register / Memory architecture<sup>1</sup>:

– ADD 123

$Acc \leftarrow Acc + Mem[123]$


---

<sup>1</sup>a.k.a. Single address architecture.

# Architecture

---

Memory access is slow – use more registers.



- Register / Register architecture<sup>2</sup>:

- ADD B, F, D


$\text{regD} \leftarrow \text{regB} + \text{regF}$

---

<sup>2</sup>a.k.a. Three address architecture.

# Architecture

---



# Architecture

---

## Address Registers and Addressing Modes

- Program Counter

- $IR \leftarrow (PC), PC \leftarrow PC + 1$

- Stack Pointer

- PSHS B       $SP \Downarrow B$        $SP \leftarrow SP - 1, (SP) \leftarrow \text{regB}^3$
  - PULS B       $SP \Uparrow B$        $\text{regB} \leftarrow (SP), SP \leftarrow SP + 1$

---

<sup>3</sup>note that stack is upsidetdown

# Architecture

---

- Index Register

- |              |  |
|--------------|--|
| - STA 3, X   | $(\text{regX} + 3) \leftarrow \text{regA}$           |
| - STA , X    | $(\text{regX}) \leftarrow \text{regA}$               |
| - LDA Y, X   | $\text{regA} \leftarrow (\text{regX} + \text{regY})$ |
| - LDB +3, SP | $\text{regB} \leftarrow (\text{SP} + 3)$             |

- General Purpose Registers

In many modern machines the registers are general purpose, any register may be used as a stack pointer or index register as well as a data register.

# Calls and Context

---

- Call Subroutine

- JSR 1234

SP↓ PC

PC ← 1234

- Return

- RTS

SP↑ PC


The processor will automatically store the PC value (return address) on the stack.

# Calls and Context


---

Other local values may be stored automatically or explicitly.


- Context saved by calling routine



- Context saved by subroutine



# 6809 Architecture



MC6809 Expanded Block Diagram



# 6809 Architecture

---


- Simple  $\mu$ P
- 8 bit Data Bus (mixed 8/16 bit internal architecture).
- 16 bit Address Bus.
- Registers

The 6809 has a number of special purpose registers to support a variety of addressing modes.

- A & B registers combine as 16 bit D register.
- Two stack pointers; S, U.
- Two index registers; X, Y.
- Direct Page register, DP, nominates one page for local addressing.
- Condition Code register, CC, contains 8 status and control bits for the processor.

# 6809 Architecture

## MC6809 Register Set



11010