The University of Southampton
Courses

ELEC6233 Digital Systems Synthesis

Module Overview

Describe the design of complex digital systems using a (SystemVerilog and SystemC based) behavioural synthesis approach. Provide understanding of the algorithms which underpin behavioural synthesis including scheduling, allocation and binding. Gain hands-on experience in the application of behavioural synthesis to generate designs optimised for user-defined constraints. Describe digital design for testability techniques at the behavioural and RTL levels. Provide an overview of emerging SoC design and test methods. Describe system level low power design methods.

Aims and Objectives

Module Aims

To provide an overview of digital systems synthesis

Learning Outcomes

Knowledge and Understanding

Having successfully completed this module, you will be able to demonstrate knowledge and understanding of:

  • Advanced digital synthesis techniques including low power techniques, the use of SystemVerilog and SystemC in digital system design
Subject Specific Practical Skills

Having successfully completed this module you will be able to:

  • Hands-on experience of optimised behavioural synthesis for user defined constraints, such as power consumption, performance, size
Disciplinary Specific Learning Outcomes

Having successfully completed this module you will be able to:

  • Gain understanding of modern emerging System-on-Chip design methods
Subject Specific Intellectual and Research Skills

Having successfully completed this module you will be able to:

  • Understand techniques for digital system behavioural synthesis, verification and performance evaluation

Syllabus

Review of hardware description languages and behavioural synthesis of digital systems (SystemVerilog, SystemC, Bluespec). Behavioural synthesis data structures and algorithms - Data and control flow representations - Data flow graph (DFG) descriptions - Control data flow graph (CDFG) descriptions - Extended Petri-net models Synthesis and design space - Design space exploration - Constructive vs. transformational/iterative techniques - Behavioural optimisation - Scheduling, allocation, module binding and controller synthesis Scheduling and binding algorithms - Unconstrained and constrained scheduling - Scheduling of multicycled and pipelined functional modules - Allocation and binding algorithms - Interconnect allocation and optimisation - Overview of transformational/iterative approaches (simulated annealing, genetic algorithms) Design for testability - Design for Testability: scan-based and built-in-self-test (BIST) techniques - Test scheduling, test controllers, on-line test Low power design of IP core for SoC applications, development of a high-level synthesis system.

Learning and Teaching

TypeHours
Follow-up work18
Revision10
Completion of assessment task22
Preparation for scheduled sessions18
Lecture36
Wider reading or practice34
Tutorial12
Total study time150

Resources & Reading list

SystemC Quick Reference Guide. 

Gajski, D.D., Abdi, S., Gerstlauer, A., Schirner, G (2009). Embedded System Design. 

Mark Zwolinski. Digital system design with VHDL. 

Andrew Rushton. VHDL for logic synthesis. 

Sabih Gerez. Algorithms for VLSI design automation. 

John P Elliott. Understanding behvioural synthesis. 

Black, D.C., Donovan, J., SystemC (2004). from the Ground Up. 

Zwolinski M (2009). Digital System Design with SystemVerilog. 

Giovanni De Micheli. Synthesis and optimisation of digital circuits. 

Assessment

Assessment Strategy

Laboratory sessions are scheduled in the labs on level 2 of the Zepler building Length of each session: 15 minutes Number of sessions completed by each student: 1 Max number of students per session: 8 Demonstrator:student ratio: 1:1 Preferred teaching weeks: 10 to 11

Summative

MethodPercentage contribution
Complex system synthesis 40%
Exam  (2 hours) 50%
Laboratory 10%

Referral

MethodPercentage contribution
Coursework assignment(s) %
Exam  (2 hours) %

Repeat Information

Repeat type: Internal & External

Linked modules

Pre-requisites: ELEC3221 Digital IC And Systems Design 2017-18

Share this module Facebook Google+ Twitter Weibo

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×